Abstract: The paper presents a method for completing the logic synthesis stage of the design flow applied to a FPGA-like technology. The method presented is focused on combinatorial blocks included ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback